Lec 21-22 part 1

Lec (10) المحاضرة الأخيرة

Semiconductor devices

FET

FET.. field effect Transistor

→ The current flow between the two terminal (Source S & Drain D) is controlled by an electric field applied to The third terminal (gate G).

→ FET is called (Unipolar) Because current depends only on majority carriers (E or h) = one carrier only. while NPN or PNP depends on 2 carriers.

→ **Advantages & disadvantages of FET compared to BJT**

مزايا

1- FET is Voltage controlled current source Device (VCCS) while BJT is current controlled current source ~ (CCCS).

2- FET has large i/p impedance, so it is pereffered than BJT as input stage to multistage amplifier

3- FET generates lower noise level than BJT.

4- FET more Temperature stable than BJT.

5- FET is easier to be fabricated Than BJT

6- FET act as VCR (voltage controlled resistor)

عيوب disadvantages

1- FET has poor frequency response (low BW)

2- Poor linearity (non linear Relation between I_D, V_{GS})

3- Due to static charges → Damage occured.

→ Uses of FET → Flash memory, USB drive, Camera, laptop, cpu, -- etc

Transistor Family

- Fieldeffect Transistor
  - Junction FEt JFEt
    - Depltion Mode
      - N-channel
      - P-channel
  - Metaloxidesemiconductor fet MOSFEt
    - Depltion mode
      - N-ch
      - P-ch
    - Enhancement mode
      - N-ch
      - P-ch
- Bipolar junction Transistor (Bjt)
  - NPN
  - PNP

[1] jFEt (junction Field effect Transistor)

1- N-channel



Symbol



2- P-channel





9

- it is a 3 terminals Semiconductor devices, The current Conduction by one type of carriers (Electrons, holes)
- Uses of FEt more than Bjt. (Nowdays)

Notes (operation of JFET)

[1] The voltage between gate and Source (gate Reverse Biased)

[2] The input circuit (gate-to-Source) of JFET is reverse biased
∴ device has high input impedance.

[3] The drain is so biased with respect to Source, so I_D pass (flow) From Source to drain.



[4] in All JFETs, $I_S = I_D$

Working



[1] The two PN junction at the sides From depletion Layers
The current conduction by charge carriers (Free electrons) flow Through the channel between the 2 depletion layers & out of the drain.

[2] the width of This channel (Resistance) can be Controlled By changing the input Voltage (V_{GS})

if $V_{GS} \uparrow\uparrow$ → depletion region (wider) → Conduction channel (Narrower)

[3] JFET operates on principle That width of Conducting channel can be varried by changing V_{GS}

OR [the magnitude of Drain Current I_D changed By V_{GS}]

$$I_D = I_{DSS}\left(1 - \frac{V_{GS}}{V_p}\right)^2$$

JFET as amplifier



* a weak signal applied between gate & Source & amplified output obtained in the Drain Source Circuit.
* VGG reverse connected with weak signal
* A small change in the reverse Bias on gate → Produce large change in I_D.
* During ~~positive~~ negative half cycle of the Signal, the reverse voltage on gate increases & I_D decreases → The result is small change in voltage at the gate large change in drain current. (I_D)
* during positive half cycle → The reverse bias on gate decrease This increase channel width & increase drain Current.
* Now, large variation of drain current → Produce output across load R_D → so FET act as an amplifier

output characteristics of JFET (I_D-V_{DS})



* Firstly, I_D increased rapidly with V_{DS} ↑ but then become Constant. (Hole V_{DS}=V_p pinchoff)
* after V_{DS} increased than V_p, the channel width become narrow, depletion region Touch each other, I_D pass through small area between these layers ∴ The increase of I_D is very small with ($V_{DS} > V_p$) ∴ I_D remains Constant

o/p ch/s



(JFET) ch/s